

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/017,737	12/14/2001	Kazuaki Ano	TI-33183	8828
75	90 05/19/2004		EXAMINER	
Mike Skrehot			LEWIS, N	IONICA
Texas Instrumer	nts Incorporated			
M/S 3999	•		ART UNIT	PAPER NUMBER
P. O. Box 655474			2822	
Dallas, TX 75	265			

DATE MAILED: 05/19/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Applicati n No.	Applicant(s)	V V
	10/017,737	ANO, KAZUAKI	
Office Action Summary	Examin r	Art Unit	
	Monica Lewis	2822	
Th MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence addre	9SS
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, at - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply within the statutory minimum of thi od will apply and will expire SIX (6) MO tute, cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this comn BANDONED (35 U.S.C. § 133).	nunication.
Status			
1) Responsive to communication(s) filed on 24	February 2004.		
·— · ·	his action is non-final.		
3) Since this application is in condition for allow closed in accordance with the practice under			nerits is
Disposition of Claims			
4) ☐ Claim(s) 1-5,7-10,21,23-26 and 28-30 is/are 4a) Of the above claim(s) is/are withd 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-5,7-10,21,23-26 and 28-30 is/are 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	Irawn from consideration.		
Application Papers			
9)☐ The specification is objected to by the Exam 10)☑ The drawing(s) filed on 24 February 2003 is/ Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr 11)☐ The oath or declaration is objected to by the	/are: a)⊠ accepted or b)□ he drawing(s) be held in abeya rection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR	1.121(d).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Burn * See the attached detailed Office action for a line of the papplication from the International Burn * See the attached detailed Office action for a line of the papplication from the International Burn * See the attached detailed Office action for a line of the papplication for	ents have been received. ents have been received in a riority documents have been eau (PCT Rule 17.2(a)).	Application No n received in this National St	age
Attachment(s) 1) Notice of References Cited (PTO-892)		Summary (PTO-413) (s)/Mail Date	
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date 		Informal Patent Application (PTO-1	52)

Art Unit: 2822

DETAILED ACTION

1. This action is in response to the amendment filed February 24, 2004.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 3. Claims 1-5, 7-10, 21, 23-26 and 28-30 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains the following subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention: a) "formed without spacers" (See Claims 1 and 21). Finally, the mere absence of a positive recitation is not basis for an exclusion. Any claim containing a negative limitation which does not have basis in the original disclosure should be rejected under 35 U.S.C. 112, first paragraph as failing to comply with the written description requirement. See Ex parte Grasselli, 231 USPQ 393 (Bd. App. 1983), aff'd mem., 738 F.2d 453 (Fed. Cir. 1984). Claims 2-5, 7-10, 23-26 and 28-30 depend directly or indirectly from a rejected claim and are, therefore, also rejected under 35 U.S.C. 112, first paragraph for the reasons set above.

Response to Arguments

4. Applicant's arguments filed 2/24/04 have been fully considered but they are not persuasive. Applicant argues that "Derderian does not disclose or suggest the presently claimed invention including a second attached layer having an area equal to the second chip bottom

Application/Control Number: 10/017,737 Page 3

Art Unit: 2822

surface area formed without spacers in independent claim 1, albeit defined as the first attach layer having an area substantially equal to the area of the second chip formed without spacers as defined in independent claim 1, albeit defined as the first attach layer having an area substantially equal to the area of the second chip formed without spacers in independent claim 21." However, as stated above "formed without spacers" does not have basis in the original disclosure. Therefore, assuming the claims were amended to delete "formed without spacers" the claims would not be allowable over Derderian.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 6. Claims 1, 3-5, 7, 8, 10, 21, 23-26 and 28-30 are rejected under 35 U.S.C. 102(a) as being anticipated by Derderian (U.S. Publication No. 2003/0038355).

In regards to claim 1, Derderian discloses the following:

- a) a first chip (10) having opposing top and bottom surfaces and having bonding pads located on a perimeter of said top surface, each of said bonding pads operable for bonding a wire (For Example: See Figure 9); and
- b) a second chip (110) having opposing top and bottom surfaces and having bonding pads located on a perimeter of said top surface, each of said bonding pads operable for bonding a wire (For Example: See Figure 9);
- c) a first attach layer having an area equal to an area of said second chip bottom surface for coupling said first chip and said second chip, said first attach layer having a thickness to provide electrical disconnection of said first chip wire bonds and said second chip, said first attach layer is applied to said second chip bottom surface prior to coupling said first chip and said second chip (For Example: See Figure 9); and

Art Unit: 2822

d) a second attach layer having an area equal to said second chip bottom surface area and disposed between said first attach layer and said second chip bottom surface, said second attach layer being an insulating material having a thickness and cooperable with said first attach layer to provide electrical disconnection of said first chip wire bonds and said second chip (For Example: See Figure 9).

In regards to claim 3, Derderian discloses the following:

a) first attach layer is a thermosetting material, wherein said thermosetting material is pliable for coupling said first chip and said second chip such that said thermosetting material conforms to said first chip wire bond (For Example: See Figure 9 and Paragraphs 62 and 63).

In regards to claim 4, Derderian discloses the following:

a) first chip top and bottom surfaces and said second chip top and bottom surfaces have equal areas (For Example: See Figure 9).

In regards to claim 5, Derderian discloses the following:

a) first chip and said second chip have a stacked arrangement such that said first chip bonding pads are covered from above by said second chip (For Example: See Figure 9).

In regards to claim 7, Derderian disclose the following:

a) first attach layer is a thermosetting material, wherein said thermosetting material is pliable for coupling said first chip and said second chip such that said thermosetting material conforms to said first chip wire bond and said second attach layer is silicon dioxide (For Example: See Figure 9 and Paragraphs 62 and 63).

In regards to claim 8, Derderian discloses the following:

a) electrical disconnection is provided as a gap between said first chip wire bonds and said second chip, and wherein said gap is approximately equal to said second attach layer thickness (For Example: See Figure 9).

In regards to claim 10, Derderian discloses the following:

a) first chip top and bottom surfaces and said second chip top and bottom surfaces have equal areas, and wherein said first and second chips are stacked such that said first chip bonding pads are covered from above by said second chip (For Example: See Figure 9).

Art Unit: 2822

In regards to claim 21, Derderian discloses the following:

- a) a first chip having opposing top and bottom surfaces and having first bonding pads located on a perimeter of said top surface (For Example: See Figure 9);
- b) a wire having a bond to one of said first bonding pads (For Example: See Figure 9);
- c) a second chip having opposing top and bottom surfaces and positioned with said bottom surface adjacent said top surface of said first chip (See Figure 9);
- d) a first attach layer between said top surface of said first chip and said bottom surface of said second chip, said first attach area having an area substantially equal to the are of said second chip; and
- e) a second attach layer adjacent to said bottom surface of said second chip and between said bottom surface of said second chip and said first attach layer (For Example: See Figure 9)

In regards to claims 23 and 28, Derderian discloses the following:

a) first attach layer is a thermosetting material (For Example: See Paragraphs 62 and 63).

In regards to claims 24 and 29, Derderian discloses the following:

a) second attach layer is an inorganic material (For Example: See Paragraphs 62 and 63).

In regards to claims 25 and 30, Derderian discloses the following:

a) the first and second chips are approximately the same size (For Example: See Figure 9).

In regards to claim 26, Derderian discloses the following:

- a) a first chip having opposing top and bottom surfaces and having first bonding pads located on a perimeter of said top surface, said first chip mounted on said substrate (For Example: See Figure 9);
 - b) a wire having a ball bond (For Example: See Figure 9);

Art Unit: 2822

c) a second chip having opposing top and bottom surfaces and positioned with said bottom surface of said second chip adjacent said top surface of said first chip (For Example: See Figure 9);

- d) a first attach layer between said top surface of said first chip and said bottom surface of said second chip and covering said wire bond to said one of said first bonding pads, said first attach layer having an area substantially equal to the area of said second chip (For Example: See Figure 9; and
- e) a second attach layer adjacent to said bottom surface of said second chip and between said bottom surface of said second chip and said first attach layer (For Example: See Figure 9).

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 2 and 9 are rejected under 35 U.S.C. 103(a) as obvious over Derderian (U.S. Publication No. 2003/0038355).

In regards to claim 2, Derderian fails to disclose the following:

a) electrical disconnection is provided as a gap between said first chip wire bonds and said second chip, and wherein said gap is approximately 10 um.

However, the applicant has not established the critical nature of the dimension of 10 um. "The law is replete with cases in which the difference between the claimed invention and the prior art is some range or other variable within the claims. . . . In such a situation, the applicant must show that the particular range is critical, generally by showing that the claimed range

Art Unit: 2822

achieves unexpected results relative to the prior art range." *In re Woodruff*, 919 F.2d 1575, 16 USPO2d 1934 (Fed. Cir.1990).

In regards to claim 9, Applicant's Prior Art fails to disclose the following:

a) second attach layer thickness is approximately 1 um.

However, the applicant has not established the critical nature of the dimension of 1 um. "The law is replete with cases in which the difference between the claimed invention and the prior art is some range or other variable within the claims. . . . In such a situation, the applicant must show that the particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range." *In re Woodruff*, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir.1990).

Conclusion

9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Page 8

Application/Control Number: 10/017,737

Art Unit: 2822

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 571-272-1838.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-308-7722 for regular and after final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is

ML May 7, 2004

703-308-0956.

Mary Wilczewski Primary Examiner